


FIGURE 1

210**FIGURE 2A**


225

FIGURE 2B




300

FIGURE 3




1st ELEMENTS 410  
2nd ELEMENTS 420

FIGURE 4A



1st ELEMENTS 410  
2nd ELEMENTS 420

FIGURE 4B



1st ELEMENTS 410  
2nd ELEMENTS 420

FIGURE 4C

PSoC Designer													
<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>P</u> roject	<u>C</u> onfig	<u>B</u> uild	<u>D</u> ebug	<u>T</u> ools	<u>W</u> indow	<u>H</u> elp	1st ELEMENTS	410	2nd ELEMENTS	420
						A	B	C		B1			
							B2			B3	B4		
										442			
										441			
										443			

# FIGURE 4D



500




FIGURE 5

600




FIGURE 6

ADCs


Counters

DACs

Amplifiers

PWMs

ADCINC12\_1 Counter16\_1 DAC8\_1 INSAMP\_1 INSAMP\_2 PWM16\_1 UART\_1



Cypress Microsystems

8-Bit Timer

Timer8 Revision A

Resources Required Optional

PSoc Blocks 1 Digital, 0 Analog

Memory 48 bytes FLASH, 0 bytes SRAM

Pins 1 per External I/O

SRAM in Default Interrupt Routine

Resources Overview Diagram Features Description Specs Options Restrictions API Sample Code Examples Release Notes

FIGURE 7